



GRL Platform Solutions

**PCI Express® 4.0 Base Specification
Receiver Test Method of Implementation (MOI)
for**

**Using Anritsu MP1800A/MP1900A BERT,
High Performance Real-time Oscilloscope,
and GRL-PXE4-BASE-RXA Calibration and Test Software**



Published on 17 July 2026

DISCLAIMER

This document is provided “as is” with no warranties whatsoever, including any warranty of merchantability, no infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. The GRL Platform Solutions disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

All product names are trademarks, registered trademarks, or service marks of their respective owners.



Copyright © 2026 GRL Platform Solutions. All rights reserved.

TABLE OF CONTENTS

1	INTRODUCTION	7
1.1	GLOSSARY	8
1.2	REFERENCE DOCUMENTS	8
1.3	FEEDBACK	8
2	RESOURCE REQUIREMENTS	9
2.1	EQUIPMENT REQUIREMENTS	9
2.2	SOFTWARE REQUIREMENTS	11
3	SETTING UP GRL-PXE4-BASE-RXA SOFTWARE	12
3.1	DOWNLOAD GRL-PXE4-BASE-RXA SOFTWARE	12
3.2	LAUNCH AND SET UP GRL-PXE4-BASE-RXA SOFTWARE	12
3.2.1	Connection Configuration on the Scope or Controller PC OS	14
3.3	CONFIGURE THE GRL-PXE4-BASE-RXA SOFTWARE BEFORE CALIBRATION	15
3.3.1	Enter Test Session Information	15
3.3.2	Set Measurement Conditions	16
3.3.3	Setup Configuration	16
4	CALIBRATING USING GRL-PXE4-BASE-RXA SOFTWARE	21
4.1	CALIBRATION FOR TP1 (OUTPUT OF BERT GENERATOR)	22
4.1.1	Setup for TP1 Calibration (Using MP1800A BERT)	22
4.1.2	Setup for TP1 Calibration (Using MP1900A BERT)	23
4.1.3	Select Calibration	24
4.1.4	Configure Calibration Parameters	26
4.1.5	Run Calibration at TP1	27
4.2	CALIBRATION FOR TP2 (OUTPUT OF LONG CHANNEL)	28
4.2.1	Setup for TP2 Calibration (Using MP1800A BERT)	29
4.2.2	Setup for TP2 Calibration (Using MP1900A BERT)	30
4.2.3	Run Calibration Steps at TP2	31
4.2.4	Set Up SigTest for Final Stressed Eye Calibration	31
5	TESTING USING GRL-PXE4-BASE-RXA SOFTWARE	35
5.1	RECEIVER DUT COMPLIANCE TEST SETUP	36
5.1.1	Test Setup Using MP1800A BERT	36
5.1.2	Test Setup Using MP1900A BERT	37
5.1.3	Receiver Compliance Tests	39
5.1.4	Receiver Margin Tests	40
5.1.5	Apply Calibrated Values for Testing	40
5.1.6	Configure Receiver Test Parameters	40
5.2	ENABLE LOOPBACK BER TEST	43
6	INTERPRETING TEST REPORT	44
6.1	DUT INFORMATION	44

6.2	SUMMARY TABLE	45
6.3	CALIBRATION DATA RESULTS	46
6.4	COMPLIANCE TEST RESULTS	47
6.5	MARGIN TEST RESULTS.....	48
7	SAVING AND LOADING TEST SESSIONS	49
8	APPENDIX A: METHOD OF IMPLEMENTATION (MOI) USING AUTOMATION	50
8.1	PERFORM CALIBRATION AT TP1	50
8.1.1	Pre-shoot Calibration.....	50
8.1.2	De-emphasis Calibration	50
8.1.3	Launch Amplitude Calibration.....	51
8.1.4	RJ Calibration	51
8.1.5	SJ Calibration	52
8.1.6	SJ Tone (33KHz SSC) Calibration.....	52
8.2	PERFORM CALIBRATION AT TP2.....	53
8.2.1	Insertion Loss Calibration (<i>Applicable only if CTS version '0.7' is being used as the measurement reference method</i>)	53
8.2.2	ISI Calibration (CEM Connector Channel + Replica Channel) [<i>Applicable only if CTS version '1.0' is being used as the measurement reference method AND supported ISI Generator of either PCIe ISI Board or Artek is used.</i>]	54
8.2.3	Common Mode (CM) Sinusoidal Interference Calibration	54
8.2.4	Differential Mode (DM) Sinusoidal Interference Calibration	55
8.2.5	Optimized Preset/Final ISI Calibration.....	55
8.2.6	Stress Jitter Voltage Eye Calibration	56
8.2.7	DM Optimization and Final Eye Calibration Using SigTest.....	57
9	APPENDIX B: ARTEK CLE MODEL SERIES INSTALLATION	58
9.1	ISI GENERATOR DRIVER INSTALLATION	58
9.2	CLE SERIES GUI INSTALLATION	60
10	APPENDIX C: RECEIVER RETURN LOSS	61
11	APPENDIX D: CONNECTING KEYSIGHT OSCILLOSCOPE TO PC	63
12	APPENDIX E: CONNECTING TEKTRONIX OSCILLOSCOPE TO PC	65
13	APPENDIX F: SCOPE AND CABLE DE-SKEW	67

List of Figures

Figure 1. Select and Launch GRL Platform Solutions Framework	12
Figure 2. Start PCIe 4.0 Base Rx Test Application	13
Figure 3. See License Details.....	13
Figure 4. Check License for Installed Applications	13
Figure 5. Connect Instruments with GRL-PXE4-BASE-RXA Software	15
Figure 6. Session Info Page	15
Figure 7. Select SJ Frequencies.....	16
Figure 8. ISI Generator Setup	17
Figure 9. BER Loopback Test Method	17
Figure 10. User SJ Frequencies Setting	17
Figure 11. Loopback Mode Setup.....	18
Figure 12. Compliance BER and Maximum Errors Setup	18
Figure 13. Seasim Settings.....	18
Figure 14. DM and CM Calibration Settings	19
Figure 15. SSC Setup	19
Figure 16. Connection Setup	19
Figure 17. Margin Search Parameters Setup	20
Figure 18. Preset Settings.....	20
Figure 19. Rx Calibration Block Diagram from the PCIe 4.0 Base Specification.....	21
Figure 20. Rx Calibration/Test Schematic Overview from the PCIe 4.0 Base Specification	21
Figure 21. Typical Setup for TP1 Calibration (Using MP1800A BERT)	22
Figure 22. Typical Setup for TP1 Calibration (Using MP1900A BERT).....	23
Figure 23. Calibration Selection	25
Figure 24. Calibration Parameters Configuration Page	26
Figure 25. Run Tests.....	27
Figure 26. TP1 Connection Diagram Dialog.....	28
Figure 27. Typical Setup for TP2 Calibration (Using MP1800A BERT).....	29
Figure 28. Calibrated IL Example Using GRL-PXE4-BASE-RXA	30
Figure 29. Typical Setup for TP2 Calibration (Using MP1900A BERT).....	30
Figure 30. Final Calibrated Stressed Eye Diagram Example	31
Figure 31. Typical Receiver DUT Test Setup (Using MP1800A BERT)	36
Figure 32. Typical Receiver DUT Test Setup (Using MP1900A BERT).....	37
Figure 33. Typical Receiver Test Setup for System DUT SRIS Refclk Architecture.....	38
Figure 34. Typical Receiver Test Setup for Add-In Card DUT SRIS Refclk Architecture.....	39
Figure 35. Selecting Receiver Compliance Tests	39
Figure 36. Selecting Receiver Margin Tests.....	40
Figure 37. Selecting To Apply Calibration Values	40
Figure 38. Receiver Test Parameters Configuration Page	41
Figure 39. Connect Equipment for Loopback BER Test	43

Figure 40. Select BER Loopback Test Method	43
Figure 41. Report Results Page	44
Figure 42. DUT Information	44
Figure 43. Summary Table	45
Figure 44. Calibration Results Example.....	46
Figure 45. Compliance Test Results Example	47
Figure 46. Margin Test Results Example	48
Figure 47. Saving and Loading Calibration and Test Sessions	49
Figure 48. De-emphasis Calibration Caltable Graph.....	51
FIGURE 49. DEVICE MANAGER WINDOW	58
Figure 50. Update Driver Window	59
Figure 51. Windows Security Window And Confirmation Window	59
Figure 52. Device Manager Window After Installation	59
FIGURE 53. CLE SERIES GUI	60
FIGURE 54. Differential Mode Return Loss Mask	61
FIGURE 55. Common Mode Return Loss Mask	61
Figure 56. Keysight Connection Expert.....	63
Figure 57. Oscilloscope's VISA Address	64
Figure 58. OpenChoice Instrument Manager In Start Menu.....	65
Figure 59. OpenChoice Instrument Manager Menu	66
Figure 60. Scope Deskew Setup	67
Figure 61. Open Scope De-skew Setup File Window	67
Figure 62. Scope De-skew Setup File Example	68
Figure 63. Scope De-skew Oscilloscope Display	68
Figure 64. Scope De-skew Oscilloscope Display De-skewed.....	69
Figure 65. Scope De-skew Process – Open Channel Window	69
Figure 66. Scope De-skew Process – Adjust Skew	70

1 Introduction

This User Guide & MOI describes the procedures for receiver (Rx) calibration and jitter tolerance testing based on the PCIe Base 4.0 (ASIC) Specification (for 16 GT/s), using the GRL-PXE4-BASE-RXA PCIe 4.0 Base Specification Receiver Calibration and Test Software to automate the Anritsu BERT Model (MP1800A/MP1900A) and a high performance real-time oscilloscope to calibrate the stressed eye opening and test receiver conformance and jitter tolerance. The GRL-PXE4-BASE-RXA software uses Seasim statistical data eye simulator to establish the calibrated test channel DDJ. The final calibrated eye diagram uses both Seasim and SigTest software to achieve the final stressed eye calibration.

The BERT and appropriate accessories provide the necessary test patterns with jitter, ISI, and crosstalk. Additionally, the BERT is used to add the required transmitter (Tx) equalization. The receiver jitter tolerance test includes various Differential Mode Sinusoidal Interference, minimum transmitter voltage amplitude, and jitter which includes random jitter and a sinusoidal periodic jitter component that is swept across specific frequency intervals.

Once the stressed receiver eye opening has been calibrated, the receiver jitter tolerance and margin testing can then be performed on the device under test (DUT). The BERT is used to transmit a modified compliance pattern to the receiver DUT and monitors that the loopback pattern conforms to a Bit Error Ratio (BER) that is less than 10^{-12} with a confidence level of 95%.

In summary, this User Guide & MOI basically describes using the GRL-PXE4-BASE-RXA software to:

1. Calibrate the stressed eye at the receiver of the DUT.
 - This includes calibrating Voltage Swing, Random Jitter (RJ), Sinusoidal Jitter (SJ), Differential Noise, Common Mode Noise, Tx Equalization and Eye Height & Width.
2. Test the receiver using Bit Error Ratio (BER) as a metric. The receiver path is tested with worst case eye to ensure a BER of less than 10^{-12} can be achieved.

Note: Important information detailing method of implementation using automation, oscilloscope and cable calibration, as well as other setup information are included in Appendixes of this document. It is highly recommended to thoroughly review these information prior to performing any testing or data collection.

The GRL-PXE4-BASE-RXA software is designed to work with the Anritsu BERT as a signal source and error detector for automation of the PCIe Gen 4.0 Base Receiver calibration and testing. Details on how to set up and configure the GRL Platform Solutions software are provided in this document.

1.1 Glossary

SJ	Sinusoidal Jitter
ISI	Inter Symbol Interference
RJ	Random Jitter
CTLE	Continuous Time Linear Equalization
DFE	Decision Feedback Equalization
CDR	Clock / Data Recovery
BER	Bit Error Rate
BERT	Bit Error Rate Tester
EH	Eye Height
EW	Eye Width
DPP	Digital Pre-emphasis Processor
Upstream	Reference to Host Test Setup (Calibrated with Device Channel)
Downstream	Reference to Device Test Setup (Calibrated with Host Channel)
DUT	Device Under Test

1.2 Reference Documents

- [1] PCI Express® Base Specification Rev. 4.0; Version 0.7; March, 2016
- [2] PCI Express® Base Specification Rev. 4.0; Version 1.0; September 27, 2017
- [3] PCI Express Card Electromechanical Specification, Revision 4.0
- [4] PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- [5] PCI Express Mini Card Electromechanical Specification, Revision 2.1
- [6] PCI Express OCuLink Specification, Revision 1.0
- [7] PCI Express M.2 Specification, Revision 1.1
- [8] PCI Express External Cabling Specification, Revision 2.0
- [9] PCI Express ExpressModule Electromechanical Specification, Revision 1.0
- [10] PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0
- [11] PCI Hot-Plug Specification, Revision 1.1
- [12] PCI Standard Hot-Plug Controller and Subsystem Specification, Revision 1.0
- [13] PCI Code and ID Assignment Specification, Revision 1.9 (or later)
- [14] PCI Firmware Specification, Revision 3.2
- [15] Advanced Configuration and Power Interface Specification, Revision 6.2
- [16] Unified Extensible Firmware Interface (UEFI) Specification Version 2.7 Errata A
- [17] Guidelines for 64-bit Global Identifier (EUI-64) Registration Authority
- [18] Multi-Root I/O Virtualization and Sharing Specification, Revision 1.0

The most current versions of above documents and ECNs are available to PCI-SIG Working Group members at: <http://www.pcisig.com/specifications/pciexpress/>

1.3 Feedback

Please send feedback on this document to info@grlps.com.

2 Resource Requirements

2.1 Equipment Requirements

TABLE 1. EQUIPMENT REQUIREMENTS – SYSTEMS AND ACCESSORIES

Equipment	Qty.	Description	Key Specification Requirement
Keysight/Tektronix Oscilloscope	1	High Performance Real-time Oscilloscope ^[a]	≥ 32 GHz bandwidth with Windows 7+ OS ^[b]
Anritsu MP1800A/MP1900A BERT	1	MP1800A Signal Quality Analyzer (Option: 002, 007, 014, 032), with following modules: - MU181000A/B 12.5GHz Synthesizer (Option 001) - MU181500B Jitter Modulation Source - MU183020A 28G/32Gbit/s SI Pulse Pattern Generator (Option 012 or 022 [1-channel or 2-channel], 030 or 031) - MU183040B 28G/32Gbit/s SI High Sensitivity Error Detector (Option 010 or 020 [1-channel or 2-channel], 022)	
	1	MP1900A Signal Quality Analyzer, with following modules: - MU181000A/B 12.5 GHz Synthesizer - MU181500B Jitter Modulation Source - MU195020A 21G/32G bit/s SI Pulse Pattern Generator, or MU196020A 64.2G bit/s or 64.2G baud PAM4 Pulse Pattern Generator ^[c] - MU195040A/B 21G/32G bit/s Error Detector, or MU196040B 58G baud PAM4 Error Detector - MU196060A 32G baud NRZ/PAM4 Re-Driver - MU195050A Noise Generator	
Anritsu MP1825B	1	De-Emphasis Signal Converter	Option: 002 Applies for MP1800A BERT only
Anritsu MG3710A	2	Vector Signal Generator	Option: 002, 029, 036, 041, 066, 071 Applies for MP1800A BERT only
ISI Generator	1	PCIe-4 Base Spec compliant Fixed or Variable ISI Channel ^[d]	
External Refclk Source	1	Required for Receiver DUT testing in the SRIS (independent Refclk) mode	
Anritsu K241C	2	Power Splitter	Applies for MP1800A BERT only
Anritsu 41KC-3	2	Attenuator	Applies for MP1800A BERT only
Anritsu 41KC-6	2	Attenuator	Applies for MP1800A BERT only
Anritsu 41KC-20	2	Attenuator	Applies for MP1800A BERT only
Anritsu J1510A	2	Pick-off Tees	Applies for MP1800A BERT only
Anritsu 34VKF50A	2	V(m) - K(f) Coaxial Adapter	*Only required if using a PAM4 Pulse Pattern Generator

Equipment	Qty.	Description	Key Specification Requirement
Computer/PC (laptop or desktop)	1	For automation control Minimum requirements: - Windows 10+ OS - Intel Core i5 processor 120GB SSD storage 16GB RAM - Gigabit Ethernet Recommended requirements: - Windows 10+ OS - Intel Core i7+ processor 200GB SSD storage 32GB RAM - Gigabit Ethernet	

^[a] Oscilloscope with scope software requirements as specified in vendor specific MOI's. For example, when using the Keysight Scope, scope software such as Keysight InfiniiSim / EZ-JIT / Serial Data Analysis / Serial Data Equalization that are required for testing and signal processing must be pre-installed on the Scope. Similarly, the Tektronix Scope shall be used with DPOJET (Jitter and Eye Analysis Tools) software for making measurements.

^[b] Oscilloscope with scope bandwidth as specified in vendor specific MOI's.

^[c] The GRL-PXE4-BASE-RXA software supports the NRZ or PAM4 signal.

^[d] The Artek CLE Model Series is supported for variable ISI generation. Refer to Appendix of this document for the Artek CLE Series driver installation procedure.

Note: Cable connector type and length requirements may vary according to the lab setup and the dimensions of the DUT board. Table below is a recommended list. Please also refer to the respective manufacturer for detailed cabling recommendations related to PCI Express.

TABLE 2. EQUIPMENT REQUIREMENTS – CABLES

Cable	Qty.	Key Specification Requirement
Anritsu J1508A BNC to SMA cable pair	1 pair	For MU181000A/B to MU181500B
Anritsu J1349A SMA-SMA cable	2	30cm
Anritsu J1343A SMA-SMA cable	4	100cm
Anritsu J1551A or Huber Suhner 0130-314-00 SMA-SMA phase matched cable pair	2 pairs	3ft
Anritsu J1615A K-K cable set	1	For MU183020A PPG clock (130cm) / data (80cm) to connect to MP1825B de-emphasis box (if using MP1800A BERT) Or For MU195050A output connections (if using MP1900A BERT)

Cable	Qty.	Key Specification Requirement
Rosenberger L71-456-102 or Rosenberger RNA 0111 603841, phase matched SMA-SMP adapters	2 pairs	
J1917A coaxial semi-rigid cable	1	To connect between MU196060A clock output and MU196040B clock input (<i>if using MP1900A BERT</i>)
J1932A coaxial skew matched cable pair	1	0.8m, V connector To connect between MU196060A data outputs and MU196040B data inputs (<i>if using MP1900A BERT</i>)

2.2 Software Requirements

TABLE 3. SOFTWARE REQUIREMENTS

Software	Source
GRL-PXE4-BASE-RXA ^[a]	GRL Platform Solutions PCIe® 4.0 (16 GT/s and 8 GT/s) Base Specification Receiver Calibration and Test Automation Software – www.grlps.com Included with Node Locked License to single oscilloscope or PC OS
VISA (Virtual Instrument Software Architecture) API Software	VISA Software is required to be installed on the controller PC running GRL-PXE4-BASE-RXA software. GRL Platform Solutions' software framework has been tested to work with all three versions of VISA available on the Market: 1. NI-VISA: http://www.ni.com/download/ni-visa-17.0/6646/en/ 2. Keysight IO Libraries: www.keysight.com (Search on IO Libraries) 3. Tektronix TekVISA: www.tek.com (Downloads > Software > TekVISA)
Seasim	Seasim tool for post-process analysis of the captured waveform (Eye Opening simulation software at TP2P) – www.pcisig.com Used for Channel (DDJ) calibration
SigTest	Standard Post Processing Analysis Software – www.intel.com/content/www/us/en/design/technology/high-speed-io/tools.html SigTest used with Seasim for final eye calibration
MX183000A	Anritsu High-Speed Serial Data Test Software – For loopback BER testing of the PCIe Gen 4 Base Rx DUT. This software is located on the BERT.

^[a] PCIe3-BASE and PCIe4-BASE will need to be installed to test at both 16 GT/s and 8 GT/s data rates. If the GRL-PXE4-RXA test solution is purchased, the user will need to install the GRL-PXE4-BASE-RXA and GRL-PXE4-CEM-RXA solutions included in the package to perform testing for PCIe4-BASE and PCIe4-CEM at 16 GT/s and 8 GT/s.

3 Setting Up GRL-PXE4-BASE-RXA Software

This section provides procedures for installing, configuring and verifying the operation of the GRL-PXE4-BASE-RXA PCIe 4.0 Base Receiver Test software at 16 GT/s. It also helps you familiarize yourself with the basic operation of the application.

The software installer automatically creates shortcuts in the Desktop and Start Menu.

To open the application, follow the procedure in the following section.

3.1 Download GRL-PXE4-BASE-RXA Software

Install, launch and set up the GRL-PXE4-BASE-RXA software:

1. If the GRL-PXE4-BASE-RXA software is to be installed on a PC (where it is referred to as 'controller PC'), install VISA (Virtual Instrument Software Architecture) on to the PC where the GRL-PXE4-BASE-RXA software is to be used (see Section 2.2).
2. Download the software ZIP file package from the GRL Platform Solutions support site.
3. The zip file contains:
 - **PCle4_0_BaseANPatternFilesInstallation001xxxxxxxSetup.exe** – Run this on the Anritsu Signal Quality Analyzer to install the test pattern setup files.
 - **PCIEGen4ANBaseSpecTestApplication001xxxxxxxSetup.exe** – Run this on the controller PC or oscilloscope to install the GRL-PXE4-BASE-RXA application.
 - **PCle4_0_BaseANRxTestScopeSetupFilesInstallation001xxxxxxxSetup.exe** – Run this on the oscilloscope to install the scope setup files.

3.2 Launch and Set Up GRL-PXE4-BASE-RXA Software

1. Once the software is installed, open the GRL folder from the Windows Start menu. Click on **GRL – Automated Test Solutions** within the GRL folder to launch the GRL Platform Solutions software framework.




FIGURE 1. SELECT AND LAUNCH GRL PLATFORM SOLUTIONS FRAMEWORK

2. From **Application** → **Rx Test Solution** drop-down menu, select “Anritsu PCIe 4.0 Base Rx Test”. If the selection is grayed out, it means that your license has expired.




FIGURE 2. START PCIe 4.0 BASE RX TEST APPLICATION

3. To enable license, go to **License** → **License Info**.




FIGURE 3. SEE LICENSE DETAILS

- a) Check the license status for the installed application.




FIGURE 4. CHECK LICENSE FOR INSTALLED APPLICATIONS

- b) Activate a License:

- If you have an Activation Key, enter it in the **License Key** field provided and select **Activate**. The installed application is ready for use upon successful activation.
- If you do not have an Activation Key, close the above window to use a demo version of the application over a free 12-day trial period.

Note: Once the 12-day trial period ends, you will need to request an Activation Key to continue using the application on the same computer by contacting support@grlps.com.

3.2.1 Connection Configuration on the Scope or Controller PC OS

3.2.1.1 Connecting Anritsu Signal Quality Analyzer BERT with Scope or PC

Connect the Anritsu BERT via LAN to the GRL Platform Solutions automation control enabled Scope or PC. The BERT and MX183000A software can be connected using connection string formats similar to the following examples:

- BERT: “TCPIP0::192.168.0.14::5001::SOCKET” or “192.168.0.14:5001”
- MX183000A: “TCPIP0::192.168.0.14::5000::SOCKET” or “192.168.0.14:5000”

Note the IP addresses listed above are only examples and should be changed according to the actual network connection being used.

3.2.1.2 Connecting Anritsu MG3710A with Scope or PC

Connect the Anritsu Vector Signal Generator via LAN to the GRL Platform Solutions automation control enabled Scope or PC.

3.2.1.3 Connecting Artek CLE Series with Scope or PC

Connect the Artek ISI Generator via USB to the GRL Platform Solutions automation control enabled Scope or PC. *(Note: The USB driver software for the ISI Generator must be installed on the PC. The driver is available from the ISI Generator manufacturer. Refer to Appendix of this MOI for driver installation information.)*

3.2.1.4 Connecting Oscilloscope with PC

Connect the oscilloscope with the GRL Platform Solutions automation control enabled PC through either GPIB, USB or LAN. *(Note: Additional information for connecting the Keysight and Tektronix oscilloscopes to the controller PC is provided in the Appendix of this MOI.)*

3.2.1.5 On the Scope or PC

1. Launch GRL Platform Solutions Host Application from Start Menu -> GRL -> GRL – Automated Test Solutions.
2. Select Application -> Rx Test Solution -> Anritsu PCIe 4.0 Base Rx Test Application.
3. On the Scope or PC, obtain the network addresses for all the connected instruments from the device settings. Note these addresses as they will be used to connect the instruments to the GRL-PXE4-BASE-RXA software.
4. On the Equipment Setup  page of the PCIe 4.0 Base Rx Test Application, type in the address of each connected instrument into the ‘Address’ field.


*(Note: If the GRL-PXE4-BASE-RXA software is installed on the **Tektronix Scope**, ensure the Scope is connected via GPIB and type in the GPIB network address, for example “GPIB8::1::INSTR”).*

If the GRL-PXE4-BASE-RXA software is installed on the PC to control the Scope, type in the Scope IP address, for example “TCPIP0::192.168.0.110::inst0::INSTR”. Note to **omit** the Port number from the address.

*(Note: If the GRL-PXE4-BASE-RXA software is installed on the **Keysight Scope**, and if there is error in connection, type in the Scope IP address as “TCPIP0::192.168.0.4::5025::SOCKET”).*

Then select the “lightning” button () for each connected instrument.

The “lightning” button should turn green () once the software has successfully established connection with each instrument.



Name	ID	Address	Type	Vendor	Lib	
Scope	Scope	TCPIP0::localhost::i	Oscilloscope	Agilent	AgilentScope	
BERT	BERT	TCPIP0::192.168.0.	BERT	Anritsu	Anritsu1900Bei	
MX183000A	AnritsuLinkSec	TCPIP0::192.168.0.	AnritsuLinkSec	Anritsu	GenericVISA	
ISI Generator	ISIGen	COM13	ISI Generator	Artek	StandardSerial	
ASG	ASG1	TCPIP0::192.168.0.	BERT	Anritsu	AnritsuBert	
ASG	ASG2	TCPIP0::192.168.0.	BERT	Anritsu	AnritsuBert	

FIGURE 5. CONNECT INSTRUMENTS WITH GRL-PXE4-BASE-RXA SOFTWARE

(Note: Additional information for connecting the Keysight and Tektronix oscilloscopes to the PC is provided in the Appendix of this User Guide & MOI.)


3.3 Configure the GRL-PXE4-BASE-RXA Software Before Calibration

Once all equipment is successfully connected from the previous section, proceed to set up the preliminary settings before going to the advanced measurement setup.

3.3.1 Enter Test Session Information

Select  from the menu to access the **Session Info** page. Enter the information as required for the test session that is currently being run. The information provided will be included in the test report generated by the software once tests are completed.

- The fields under **DUT Info** and **Test Info** are defined by the user.
- The **Software Info** field is automatically populated by the software.










DUT Info
Test Info
Software Info

DUT Manufacturer: GRL
DUT Model Number: PCIE 4 Device 1
DUT Serial Number: 00000000001
Comments

FIGURE 6. SESSION INFO PAGE

3.3.2 Set Measurement Conditions

Select  from the menu to access the **Conditions** page to set the conditions for calibration and testing.

Recommended procedure:

- *Step 1:* When calibrating, select all required conditions and perform the calibration.
- *Step 2:* Once calibration is completed and ready for testing, re-select the conditions that will be used for specific tests.

SJ tab: Select SJ Frequencies as defined by the Specification for calibration or testing.




FIGURE 7. SELECT SJ FREQUENCIES

3.3.3 Setup Configuration

Select  from the menu to access the **Setup Configuration** page to configure the calibration/test parameters.

3.3.3.1 ISI Generator Setup

Select the type of supported ISI generators to be used:

- “None”: This is the recommended method which is used to provide 22 to 27 dB physical channel Insertion Loss for calibration and testing. A PCIe 4.0 CEM Fixture can be used in the setup for this method.
- “Artek”: This is provided as an Option. The Artek CLE1000-S2 ISI channel and an additional ISI board can be used in the setup for ISI automation. (*Also see Appendix for more information on installing the Artek CLE Series.*)
- “PCIe ISI Board”: This is provided as an Option which can be used to measure Insertion Loss when a Vector Network Analyzer is not available.




FIGURE 8. ISI GENERATOR SETUP

3.3.3.2 Error Counter Setup

Enable loopback test mode for the Rx base DUT for error detection. If the DUT can be configured to loopback mode, select 'LoopBack', if not select 'Manual'.




FIGURE 9. BER LOOPBACK TEST METHOD

3.3.3.3 User SJ Frequencies Setting

Set custom SJ frequencies to test for condition setup on the Conditions page.




FIGURE 10. USER SJ FREQUENCIES SETTING

3.3.3.4 Loopback Mode Setup

If “LoopBack” has been selected from the Error Counter tab, then select “Clock Recovery” in the Clock Recovery Method drop-down on the Loopback Mode tab. *Other options on the Clock Recovery Method drop-down are not yet supported.*

If a Custom Pattern is to be used for error detection analysis, select the checkbox and then select the test pattern type. If the checkbox is not selected, a default test pattern will be used.




FIGURE 11. LOOPBACK MODE SETUP

3.3.3.5 Compliance BER Setup

Set the allowable BER and Maximum Error limits to be tested for compliance. By default, these limits are set to Specification, but can be defined by the user. The syntax '1e-12' indicates 1×10^{-12} , and is the only syntax supported in this field. In normal circumstances, any error count above one constitutes a fail.




FIGURE 12. COMPLIANCE BER AND MAXIMUM ERRORS SETUP

3.3.3.6 Seasm Settings

Set up user-defined Rx Behavioral package to be applied during post processing analysis for the Eye Height and Eye Width Calibration. Also set the intrinsic jitter (if required) to be used in the Seasm calculation.




FIGURE 13. SEASIM SETTINGS

3.3.3.7 DM and CM Calibration Settings

Specify or use the default frequency values for Differential Mode (DM) and Common Mode (CM) calibration.




FIGURE 14. DM AND CM CALIBRATION SETTINGS

3.3.3.8 Spread Spectrum Clock (SSC) Setup

Select the checkbox to enable SSC capabilities for calibration and receiver testing (if supported by the DUT) for informative purpose. Set the Frequency and Deviation values for SSC.




FIGURE 15. SSC SETUP

3.3.3.9 Connection Setup

Set to use Real Edge connection for test setup on the Oscilloscope. *Note: This setting is only applicable for the Keysight Scope and will be disabled when the Tektronix Scope is used.*





FIGURE 16. CONNECTION SETUP

3.3.3.10 Margin Setup

Select the target BER, step size, and limits to be applied during marginal testing.




The screenshot shows the 'Margin Setup' tab selected in the software interface. The tab bar at the top includes: ISI Generator, Error Counter, User SJ Frequencies, Loopback Mode, Compliance, Seasm Settings, Calibration Settings, SSC, Connection, Margin Setup, and Preset Settings. The 'Margin Setup' panel contains the following fields:

- Max Step Count: 20
- Margin Step Size: 5 %
- Margin BER: 1E-12 (dropdown menu)
- Max Margin Error: 0

FIGURE 17. MARGIN SEARCH PARAMETERS SETUP

3.3.3.11 Preset Settings

Select the preset to be used, and optionally custom Pre-shoot and De-emphasis settings.



The screenshot shows the 'Preset Settings' tab selected in the software interface. The tab bar at the top is the same as in Figure 17. The 'Preset Settings' panel contains the following fields:

- Preset: P0 (dropdown menu)
- ☐ User Custom Preset
- Preshoot: 0.0
- Deemphasis: 0.0

FIGURE 18. PRESET SETTINGS

4 Calibrating Using GRL-PXE4-BASE-RXA Software

Calibration for PCI Express 4.0 Base Specification are performed at two physical test points – TP1 and TP2. TP1 is a physical test point for calibration without the effect of a channel. An adjustable Calibrated CEM connector is defined that is to be used along with the Replica Channel for the DUT for testing. TP2 is a physical test point that will affect the eye opening due to trace length. Post processing analysis of the signal is performed at the TP2P test point using the Seasim or SigTest application to simulate the stressed eye opening after applying Rx Behavioral package, Rx CTLE, and DFE (if required).




FIGURE 19. RX CALIBRATION BLOCK DIAGRAM FROM THE PCIe 4.0 BASE SPECIFICATION

To calibrate the stressed eye at TP2, the calibration channel shall receive signals with appropriate test patterns generated by the signal source. After calibration, the signal source shall be used for testing Rx DUT compliance.




FIGURE 20. RX CALIBRATION/TEST SCHEMATIC OVERVIEW FROM THE PCIe 4.0 BASE SPECIFICATION

4.1 Calibration for TP1 (Output of BERT Generator)

4.1.1 Setup for TP1 Calibration (Using MP1800A BERT)




FIGURE 21. TYPICAL SETUP FOR TP1 CALIBRATION (USING MP1800A BERT)

Connection Steps:

1. Using the BNC-SMA Cable Pair (Anritsu J1508A), connect the MU181000A Synthesizer Ext I/Q to the MU181500B Jitter Modulator I/Q output.
2. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181000A Synthesizer clock output to the MU181500B Jitter Modulator Ext clock input.
3. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181500B Jitter Modulator jittered clock output to the MU183020A PPG Ext clock input.
4. Using the 80cm K-K cable (Anritsu J1615A), connect the MU183020A PPG data output to the MP1825B De-emphasis Box data input.
5. Using the 130cm K-K cable (Anritsu J1615A), connect the MU183020A PPG clock output to the MP1825B De-emphasis Box clock input.
6. Assign the MP1825B as a Slot number on the MP1800A GUI.
7. Connect the MP1825B data/Xdata output to the Pick-off Tees (Anritsu J1510A) with two 6dB attenuators (Anritsu 41KC-6).
8. Using a K-K skew matched cable pair, connect the outputs of the Pick-off Tees to the DSA-Q Series RT Scope.
9. Connect both Pick-off Tees to the ends of the 6dB attenuators with a 3dB attenuator (Anritsu 41KC-3) attached on one side and a 20dB (Anritsu 41KC-20) attenuator on another side.

10. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 3dB attenuators to the outputs of the MG3710A SG (for CM).
11. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 20dB attenuators to the outputs of another MG3710A SG (for DM).

4.1.2 Setup for TP1 Calibration (Using MP1900A BERT)




FIGURE 22. TYPICAL SETUP FOR TP1 CALIBRATION (USING MP1900A BERT)

Connection Steps:

1. Using a SMA-SMA short cable, connect the MU181000A/B clock output to the MU181500B Ext clock input.
2. Using a SMA-SMA short cable, connect the MU181500B jittered clock output to the MU195020A/MU196020A Ext clock input.
3. Using coaxial cables, connect the MU195020A/MU196020A data outputs to the MU195050A data inputs.
4. Using phase matched K-K coaxial cables, connect the MU195050A data outputs to Channels 1 and 3 on the oscilloscope.

4.1.3 Select Calibration

The following calibration are defined at TP1 and TP2 Test Points.

Calibration at TP1:

1. PG Delay Calibration (*Only applicable if using the MP1800A BERT*)
2. Pre-shoot Calibration
3. De-emphasis Calibration
4. Launch Amplitude Calibration
5. RJ Calibration
6. SJ Calibration
7. SJ Tone Calibration

Calibration at TP2, can be Downstream (for Host) or Upstream (for Device):

8. Downstream or Upstream:
 - a. Insertion Loss Calibration [*Only applicable if CTS version '0.7' is selected from the Configurations page menu – see Section 4.1.4*]
 - b. ISI Calibration (CEM Connector Channel + Replica Channel) [*Only applicable if CTS version '1.0' is selected from the Configurations page menu – see Section 4.1.4 AND ISI Generator other than "None" is selected from the Setup Configuration menu – see Section 3.3.3.1*]
 - c. Common Mode (CM) Sinusoidal Interference Calibration
 - d. Differential Mode (DM) Sinusoidal Interference Calibration (Achieves Calibrated Eye Height)
 - e. Optimized Preset/Final ISI Calibration
 - f. Stressed Jitter Voltage Calibration (Final stressed voltage and jitter eye adjustment to achieve Calibrated Eye Width)
 - g. SigTest Optimized Preset/Final ISI Calibration, SigTest DM Optimization & Final Eye Calibration (Produces final stressed Eye Diagram if SigTest is used as post processing tool)
[SigTest Final Eye Calibration is only applicable if CTS version '1.0' is selected from the Configurations page menu – see Section 4.1.4]

GRL-PXE4-BASE-RXA automatically calibrates these parameters when initiated. See Appendix for an implementation method with automation for the above calibration.

The test selection list allows calibration/tests that need to be performed to be selected. Initially, when starting for the first time or changing anything in the setup, it is suggested to run Calibration first. If the calibration is not completed, the Rx Tests will throw an error when initiated.




FIGURE 23. CALIBRATION SELECTION

4.1.4 Configure Calibration Parameters

After selecting the desired calibration, select  from the menu to access the **Configurations** page. Set the required parameters for calibration as described below.

To return all parameters to their default values, select the 'Set Default' button.




FIGURE 24. CALIBRATION PARAMETERS CONFIGURATION PAGE

TABLE 4. CALIBRATION PARAMETERS DESCRIPTION

Parameter	Description
CTS Version	Select the Version of the CTS that is used as the reference specs to perform calibration and tests. <i>(Note: This selection causes the Select Tests page to display different test lists for the specific CTS version.)</i>
Final Stress Parameter Type	Select either the SigTest or Seasim application to be used for post processing signal quality testing. Make sure that the SigTest or Seasim application is already installed in the test controller system.
SJ/RJ Calibration Method	Select the SigTest, a vendor-specific, or a system-defined based methodology to be applied during calibration of SJ or RJ: - Select the 'SigTest' option to apply the SigTest method for calibration of all SJ/RJ frequencies; or - Select the 'Vendor Specific' option to use the Vendor-specific method (Tektronix DPOJET or Keysight EZ-JIT Plus software) for calibration of all SJ/RJ frequencies; or - Select the 'System Defined' option to use the Vendor-specific method (Tektronix DPOJET or Keysight EZ-JIT Plus software) for low SJ frequency calibration and the SigTest method for high SJ frequency and RJ calibration.
Minimum &	Select the range of presets to be applied for stressed eye

Maximum Preset for Eye Calibration	calibration.
Parallel SigTest Run	Select 'True' to enable running the SigTest application in parallel mode with the Long Channel TP2 calibration.
SigTest Acquisitions (N)	Enter the number of measurements to acquire when running the SigTest application over the Long Channel TP2 calibration.
SigTest Version	Enter the Version number of the SigTest application if used.
Maximum Thread Spawn	Set the maximum process threads to generate for checking the Rx device functionality during Long Channel TP2 calibration.
Custom ISI Trace	Select 'True' to enable generating custom ISI trace for ISI calibration.

4.1.5 Run Calibration at TP1

Select the Run icon: 

Skip Test if Result Exists. If previous calibration results exist, then the software will *skip* the calibration steps that have existing reports.

Replace if Result Exists. If previous calibration results exist, then the software will *replace* each step in the calibration with new results.




FIGURE 25. RUN TESTS

When running Calibration at TP1, the connection diagram will be shown as a first step to help the user make sure all connections are made before the tests are run. See Figure 26.




FIGURE 26. TP1 CONNECTION DIAGRAM DIALOG

4.2 Calibration for TP2 (Output of Long Channel)

The next step is to calibrate the TP1-TP2 Channel. As shown in Figure 19, the total TP1-TP2 calibration channel includes an Adjustable Calibration Channel, that requires the Insertion loss to fit within the limits called out in the PCI Express 4.0 Base specification.

The GRL-PXE4-BASE-RXA software uses a combination of a variable ISI channel, CEM connector, and replica channel to achieve the target IL profile. After calibrated using the GRL-PXE4-BASE-RXA software, the calibrated channel IL should look like the example shown in Figure 28 after being analyzed with a post processing tool.

Note: The PCIe 4.0 Base Specification requires the calibration channel to meet a return loss (RL) mask at -15 dB up to Nyquist. See Appendix for more details on the return loss specs.

4.2.1 Setup for TP2 Calibration (Using MP1800A BERT)




FIGURE 27. TYPICAL SETUP FOR TP2 CALIBRATION (USING MP1800A BERT)

Connection Steps:

1. Using the BNC-SMA Cable Pair (Anritsu J1508A), connect the MU181000A Synthesizer Ext I_Ext Q to the MU181500B Jitter Modulator I_Q output.
2. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181000A Synthesizer clock output to the MU181500B Jitter Modulator Ext clock input.
3. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181500B Jitter Modulator jittered clock output to the MU183020A PPG Ext clock input.
4. Using the 80cm K-K cable (Anritsu J1615A), connect the MU183020A PPG data output to the MP1825B De-emphasis Box data input.
5. Using the 130cm K-K cable (Anritsu J1615A), connect the MU183020A PPG clock output to the MP1825B De-emphasis Box clock input.
6. Assign the MP1825B as a Slot number on the MP1800A GUI.
7. Connect the MP1825B data/Xdata output to the Pick-off Tees (Anritsu J1510A) with two 6dB attenuators (Anritsu 41KC-6).
8. Using a K-K skew matched cable pair, connect the outputs of the Pick-off Tees to the Artek Variable ISI Generator.
9. Using a K-K skew matched cable pair, connect the Artek outputs to the DSA-Q Series RT Scope.

10. Connect both Pick-off Tees to the ends of the 6dB attenuators with a 3dB attenuator (Anritsu 41KC-3) attached on one side and a 20dB (Anritsu 41KC-20) attenuator on another side.
11. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 3dB attenuators to the outputs of the MG3710A SG (for CM).
12. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 20dB attenuators to the outputs of another MG3710A SG (for DM).




FIGURE 28. CALIBRATED IL EXAMPLE USING GRL-PXE4-BASE-RXA

4.2.2 Setup for TP2 Calibration (Using MP1900A BERT)




FIGURE 29. TYPICAL SETUP FOR TP2 CALIBRATION (USING MP1900A BERT)

Connection Steps:

1. Using back the same BERT connections from the TP1 calibration, disconnect the MU195050A data outputs from the oscilloscope channels.
2. Connect the MU195050A data outputs to the variable ISI board (with CEM connector and replica trace).

3. Connect the variable ISI board to Channels 1 and 3 on the oscilloscope.

4.2.3 Run Calibration Steps at TP2

Repeat Section 4.1.3 to complete the selected calibration steps at TP2.

After Calibrating the Loss profile to be used by adjustment of De-Emphasis, ISI Measurement, CM Sinusoidal Interference, DM Sinusoidal Interference, Final ISI and SJ adjustments to achieve calibrated eye height and width, the final calibrated stressed Eye diagram is calculated by Seasim and SigTest, and should look similar to the below example.




FIGURE 30. FINAL CALIBRATED STRESSED EYE DIAGRAM EXAMPLE

4.2.4 Set Up SigTest for Final Stressed Eye Calibration

The following example describes how to use the SigTest post processing tool to achieve the final calibrated stressed Eye diagram.

Assuming waveforms have been captured on the Scope for each test condition, set up the following parameters to analyze Eye Height/Eye Width using SigTest.

Note below settings are example of a typical setup for final eye calibration.

a) BERT Settings:

- General Output: ON
- Select SI-PPG and Emphasis tab- Emphasis Function: ON
- Select the Pattern tab- Test Pattern: 128b130b_CP_L0_Gen4_P0
- Set all Jitter, Noise, and Amplitude values.
- Save five waveforms and read in SigTest.
- Adjust Eye Height/Eye Width to target specification values using *SJ*, *DM-I*, *Eye Amplitude*.


b) Scope Settings:

- Averaging: OFF
- Set appropriate Horizontal Scale and Bandwidth

c) SigTest Settings:


- Select a Data File
- Select 'Load and Verify Data File'
- Select Technology as 'PCIE_4_0_RX_CAL'
- Select Template File as 'PCie_4_16G_Rx_CAL_CTLE_x.xdB'
- Select 'Test'

(Note: Use the current version of SigTest, V4.0.38 with the PCie_4_16G_Rx_CAL_CTLE_x.xdB.dat template file– 8 dB to 9.5 dB in ¼ dB steps CTLE curves allowed for each Tx preset.)




d) SigTest Results:

Note that the SigTest Full Test Result always shows 'Fail!' which can be ignored.



Min Eye Width: 18.25 to 19.25 ps

Eye Height: 13.5 to 16.5 mV



Notes:

- *Locate the largest loss channel (27 dB to 30 dB) where the Eye Width/Eye Height is above the calibration target value.*
- *Save more than five waveforms and obtain the average value.*

For final eye calibration, adjust Voltage Swing, SJ, and DM Amplitude until the target Eye Width and Eye Height are achieved.

5 Testing Using GRL-PXE4-BASE-RXA Software

Once the final stressed eye has been calibrated successfully, receiver stress jitter voltage tolerance and margin testing can then be performed on the device under test (DUT). The DUT should have a Replica Channel of the same Insertion Loss as the Replica Channel used for calibration. The Replica Channel is removed when performing the DUT tests.

The GRL-PXE4-BASE-RXA software automates the receiver compliance and jitter tolerance testing, at the spec-defined or user-defined jitter frequency steps. The GRL-PXE4-BASE-RXA software also supports nested loop testing of multiple parameters to facilitate silicon PVT testing or testing across multiple test conditions. When testing is completed, the results will be logged in an aggregated test report which can be generated into a PDF format.

Receiver device compliance ensures the receiver DUT is able to correctly interpret data from a received signal with valid voltage and timing characteristics by achieving an acceptable bit error ratio (BER) of less than $1E-12$. The signal used for verifying receiver tolerance must contain the maximum allowable jitter, noise, and signal loss. The stressed receiver tolerance test should include various differential mode sinusoidal interference, minimum transmitter voltage amplitude, and jitter which includes random jitter and a sinusoidal periodic jitter component that is swept across specific frequency intervals.

Once the stressed receiver tolerance test setup has been calibrated, the BERT will transmit a modified compliance pattern to the receiver and monitors the loopback pattern has a BER that is less than $1E-12$.

5.1 Receiver DUT Compliance Test Setup

5.1.1 Test Setup Using MP1800A BERT




FIGURE 31. TYPICAL RECEIVER DUT TEST SETUP (USING MP1800A BERT)

Note: The Artek CLE Series Variable ISI Generator is used to replace the Calibration Channel + Breakout Channel.

Connection Steps:

1. Using the BNC-SMA Cable Pair (Anritsu J1508A), connect the MU181000A Synthesizer Ext I_Ext Q to the MU181500B Jitter Modulator I_Q output.
2. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181000A Synthesizer clock output to the MU181500B Jitter Modulator Ext clock input.
3. Using the 30cm SMA-SMA short cable (Anritsu J1349A), connect the MU181500B Jitter Modulator jittered clock output to the MU183020A PPG Ext clock input.
4. Using the 80cm K-K cable (Anritsu J1615A), connect the MU183020A PPG data output to the MP1825B De-emphasis Box data input.
5. Using the 130cm K-K cable (Anritsu J1615A), connect the MU183020A PPG clock output to the MP1825B De-emphasis Box clock input.
6. Connect the MP1825B data/Xdata output to the Pick-off Tees (Anritsu J1510A) with two 6dB attenuators (Anritsu 41KC-6).
7. Using a K-K skew matched cable pair, connect the outputs of the Pick-off Tees to the Artek Variable ISI Generator.

8. Connect the Artek outputs to the DUT's input.
9. Using a K-K skew matched cable pair, connect the DUT's Tx Out to the MU183040B Error Detector data input.
10. Connect both Pick-off Tees to the ends of the 6dB attenuators with a 3dB attenuator (Anritsu 41KC-3) attached on one side and a 20dB (Anritsu 41KC-20) attenuator on another side.
11. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 3dB attenuators to the outputs of the MG3710A SG (for CM).
12. Using the 100cm SMA-SMA long cables (Anritsu J1343A), connect both 20dB attenuators to the outputs of another MG3710A SG (for DM).

5.1.2 Test Setup Using MP1900A BERT




FIGURE 32. TYPICAL RECEIVER DUT TEST SETUP (USING MP1900A BERT)

Note: The Variable ISI Board is used to replace the Calibration Channel + Breakout Channel.

Connection Steps:

1. Using back the same BERT connections from calibration, remove the oscilloscope connections from the variable ISI board.
2. Connect the jittered clock output to the Aux input on the MU181500B using a SMA-SMA short cable.
3. Using phase matched K-K coaxial cables, connect the variable ISI board to the DUT Rx inputs.

4. **If using an Add-in card DUT**, connect the MU181500B sub-rate clock outputs to the Ref Clk+/- of the DUT using coaxial cables.
5. **If using a System DUT**, connect the Ref Clk of the DUT to the 100 MHz Ref Input on the MU181000A/B with a BNC cable.
6. Using phase matched K-K coaxial cables, connect the DUT Tx outputs to the MU196060A Re-Driver data inputs.
7. Connect the MU196060A Re-Driver data outputs to the MU195040A (or MU196040B if using a PAM4 Error Detector) data inputs for loopback error detection.
8. Connect the MU196060A Re-Driver clock output to the MU195040A (or MU196040B if using a PAM4 Error Detector) Ext Clock in.

5.1.2.1 Independent Refclk Mode (for System DUT SRIS Refclk Architecture)

The following receiver compliance test setup for the System DUT is similar to the above but uses an external Refclk source for testing in the IR Refclk mode.

Using back the same setup from Figure 32, remove the connection of the DUT's Ref Clk to the 100 MHz Ref Input on the MU181000A/B. The BERT will use its own internal Refclk which mimics an external Refclk source in this mode.




FIGURE 33. TYPICAL RECEIVER TEST SETUP FOR SYSTEM DUT SRIS REFCLK ARCHITECTURE

5.1.2.2 Independent Refclk Mode (for Add-In Card DUT SRIS Refclk Architecture)

The following receiver compliance test setup for the Add-in card DUT is similar to the above but uses an external Refclk source for testing in the IR Refclk mode.

Using back the same setup from Figure 32, remove the connections of the MU181500B sub-rate clock outputs to the Ref Clk+/- of the DUT. The user can choose to connect an external Refclk source to the Ref Clk+/- of the DUT or use the Board Refclk source from the DUT.




FIGURE 34. TYPICAL RECEIVER TEST SETUP FOR ADD-IN CARD DUT SRIS REFCLK ARCHITECTURE

5.1.3 Receiver Compliance Tests

In the following diagram, **Select Tests > Stress Jitter Voltage** tests are selected if tests at the Compliance Jitter Limits are to be performed.




FIGURE 35. SELECTING RECEIVER COMPLIANCE TESTS

The stress jitter voltage tests are run from the same screen as shown in Figure 25.

5.1.4 Receiver Margin Tests

In the following diagram, **Select Tests > Stress Jitter Voltage Margin** tests are selected if Jitter Margin testing is to be performed.




FIGURE 36. SELECTING RECEIVER MARGIN TESTS

The marginal tests are run from the same screen as shown in Figure 25.

5.1.5 Apply Calibrated Values for Testing

Calibrated values from the stressed jitter voltage calibration can be used in the DUT Rx tests. To apply these values, go to **Select Tests > Apply Stress Voltage Param.**





FIGURE 37. SELECTING TO APPLY CALIBRATION VALUES

5.1.6 Configure Receiver Test Parameters

Select  from the menu to access the **Configurations** page. Set the required parameters for DUT Rx testing as described below.

To return all parameters to their default values, select the 'Set Default' button.



The screenshot displays the 'Receiver Tests' configuration page. The left sidebar shows a tree structure with 'PCle 4.0 Base Sink Test' expanded, containing 'RX Calibration' and 'Receiver Tests'. The 'Receiver Tests' section is selected, showing the following parameters:

- CTS Version: 1.0
- Final Stress Param Type: Seasm
- Sj/Rj Calibration Method: Vendor Specific
- Error Detector Type: NRZ
- LoopBack Method: PCle Link Training
- DUT Topology (For Link Training): Add In Card
- Enable SSC: True
- SSC Deviation: 5000
- Auto DUT Reset: None
- Power Reset Off Time(s): 3
- Power Cycle Off Time(s): 3
- Post Reset WaitTime(s): 2
- Link Training Wait Time(s): 5

A 'Set Default' button is located in the top right corner of the configuration area.

FIGURE 38. RECEIVER TEST PARAMETERS CONFIGURATION PAGE

TABLE 5. RECEIVER TEST PARAMETERS DESCRIPTION


Parameter	Description
Error Detector Type	Select the PAM4 or NRZ error detector to be used for DUT testing. <i>Note: The MU196040B error detector module supports PAM4 BER measurements.</i>
LoopBack Method	Select 'PCle Link Training' to perform BER measurements using the Anritsu PCle Link Sequencer software loopback method or select 'Self Configuration' to use a vendor-specific test mode for loopback testing.
DUT Topology (For Link Training)	Select the 'Add-In Card' (Endpoint) or 'Root Complex' (Host) as the DUT. If the DUT is a PCle Gen4 Add-In Card, the link training partner should be a Root Complex. If the DUT is a PCle Gen4 Root Complex, the link training partner should be an Endpoint.
Enable SSC	Select 'True' to enable Spread Spectrum Clock (SSC) capabilities for receiver testing (if supported by the DUT).
SSC Deviation	If 'True' is selected from the ' Enable SSC ' field, select the Deviation values for SSC.
Auto DUT Reset	Select which controller device connected with the GRL Platform Solutions software to be used to perform auto reset for the DUT as required during test runs.
Power Reset Off Time (s)	Set the duration in seconds to reset the power for the system under test when internal power reset mechanism is used.

Power Cycle Off Time (s)	Set the duration in seconds to cycle the power for the system under test when internal power cycle mechanism is used.
Post Reset Wait Time (s)	Set the delay/buffer in seconds after power is reset for the system under test.
Link Training Wait Time (s)	Set the delay/buffer in seconds before initiation of each link training step.
Link Training CTLE Gain Enable	Select 'True' to enable the CTLE gain for the BERT error detector.
Link Training CTLE Gain Value	If 'True' is selected from the ' Link Training CTLE Gain Enable ' field, set the value of the CTLE gain.
Log Link Training	Select 'True' to enable logging for the link training steps.
Prompt Before Link EQ Training	Select 'True' to enable a prompt to come up prior to start running Rx link equalization tests.
Ignore Failed Link Training	Select 'True' to ignore tests that have failed when running the PCIe loopback link training sequence.
Retrain When SJ Frequency Changed	Select 'True' to re-send link training sequence when there is a change in the SJ frequency.
Default Link Training Sequence	Select 'Yes' to enable the default sequence for link training to be used.
Loopback Mode	Select 'Recovery' (recommended) or 'Configuration' to be used as the link training method for placing the DUT in the loopback state.
PPG Start Preset (Link Training)	Select the preset co-efficient to be used at the start of link training.
DUT Initial Preset (Link Training)	Select the initial preset co-efficient for the DUT to be applied during Rx compliance test runs.
DUT Final Preset (Link Training)	Select the preset co-efficient for the DUT to be used after link training is successful for the final BER test.

5.2 Enable Loopback BER Test

Make sure that the Rx DUT is capable of supporting loopback mechanism for BER measurements.


To set up the GRL Platform Solutions software to automate loopback testing for error detection, go to the Equipment Setup  page and type in the VISA address that connects to the Anritsu MX183000A High-Speed Serial Data Test Software.



Name	ID	Address	Type	Vendor	Lib		
Scope	Scope	TCPIP0::localhost::i	Oscilloscope	Agilent	AgilentScope		
BERT	BERT	TCPIP0::192.168.0.	BERT	Anritsu	Anritsu1900Ber		
MX183000A	AnritsuLinkSec	TCPIP0::192.168.0.	AnritsuLinkSec	Anritsu	GenericVISA		

FIGURE 39. CONNECT EQUIPMENT FOR LOOPBACK BER TEST

On the Configurations  page, select the 'LoopBack Method' as **PCIe Link Training** to enable the Anritsu PCIe Link Sequencer software loopback mode. Additional configurations can also be made through this page.



Receiver Tests

Error Detector Type:

LoopBack Method:

DUT Topology (For Link Training):

FIGURE 40. SELECT BER LOOPBACK TEST METHOD

6 Interpreting Test Report

The **Report** page has all the results from all the test runs displayed. If some of the results are not desired, they can be individually deleted by using the **Delete** button. Also for a PDF report, select the **Generate report** button. To have the calibration data plotted in the report, make sure the **Plot Calibration Data** box is checked.




FIGURE 41. REPORT RESULTS PAGE

6.1 DUT Information

This portion is populated from the information in the DUT tab from the **Session Info** tab.

Anritsu PCIe 4.0 Base Rx Test Report	
DUT Information	
DUT Manufacturer	: GRL
DUT Model Number	: PCIE 4 Device 1
DUT Serial Number	: 000000000001
Test Information	
Test Lab	:
Test Operator	:
Test Date	:
Software Version	
Software Revision	: 1.0.0.0012

FIGURE 42. DUT INFORMATION

6.2 Summary Table

This portion is populated from the tests performed and its results. This gives an overall view of all the results and its test conditions.

No	TestName	Limits	Value	Results	SJ
1	PG Delay Calibration	True/False	True	Pass	
2	Pre-shoot Calibration	True/False	True	Pass	
3	De-emphasis Calibration	True/False	True	Pass	
4	Launch Amplitude Calibration	True/False	True	Pass	
5	Rj Calibration	True/False	True	Pass	
6	Sj Calibration	True/False	True	Pass	SJLF_2
7	Sj Calibration	True/False	True	Pass	SJLF_3
8	Sj Calibration	True/False	True	Pass	SJLF_4
9	Sj Calibration	True/False	True	Pass	SJLF_1
10	SJ Tone Calibration	True/False	True	Pass	
11	DM Phase Calibration	True/False	True	Pass	
12	CM Phase Calibration	True/False	True	Pass	
13	Insertion Loss Calibration (Long) (Downstream)	True/False	True	Pass	
14	CM Sinusoidal Interference Calibration (Long) (Downstream)	True/False	True	Pass	
15	DM Sinusoidal Interference Calibration (Long) (Downstream)	True/False	True	Pass	
16	Stressed Jitter Voltage Calibration (Long) (Downstream)	True/False	True	Pass	
17	Insertion Loss Calibration (Long) (Upstream)	True/False	True	Pass	
18	CM Sinusoidal Interference Calibration (Long) (Upstream)	True/False	True	Pass	
19	DM Sinusoidal Interference Calibration (Long) (Upstream)	True/False	True	Pass	
20	Stress Jitter Voltage Calibration (Long) (Upstream)	True/False	True	Pass	

FIGURE 43. SUMMARY TABLE

6.3 Calibration Data Results

If Plot Calibration Data checkbox is checked, then the plots are shown in this part of the report.

2. Pre-shoot Calibration

Test Limits : True/False
Result : True
Cal Parameter : PreShoot
Test completed time : 05 January 2017 0:00:35 AM

PreShootCalibration Plot




FIGURE 44. CALIBRATION RESULTS EXAMPLE

6.4 Compliance Test Results

27. Stress Jitter Voltage Test (Long) (Upstream) [SJLF_4]	
Pass/Fail Stats	: Pass
Test Limits	: True/False
Result	: True
Test Frequency	: 100 MHz
ISI Generator	: Artek
Preshoot (dB)	: 0 (0)
DeEmphasis (dB)	: -6 (-6.35)
RJ (ps RMS)	: 1 (0.24)
SJ (ps)	: 12.5 (0.17)
Amplitude (mV)	: 500 (330)
DMSI Freq (GHz)	: 2.1
DMSI (mV)	: 11.06383039056 (26.2475834324656)
CM Freq (MHz)	: 120
CMSI (mV)	: 150 (169228.754408806)
SJ Tone Freq (MHz)	: 210
SJ Tone (ps)	: 12.5 (0.17229946287562)
Max Error Allowed	: 0
Error Counts	: 0
Test completed time	: 20 February 2018 22:47:36 PM

FIGURE 45. COMPLIANCE TEST RESULTS EXAMPLE

6.5 Margin Test Results

29. Stress Jitter Voltage Margin Test (Long) (Downstream) [SJLF_2]	
Pass/Fail Stats	: Fail
Test Limits	: True/False
Result	: False
ISI Generator	: Artek
Preshoot (dB)	: 0 (0)
DeEmphasis (dB)	: -6 (-6.35)
RJ (ps RMS)	: 1 (0.24)
Amplitude (mV)	: 350 (230)
DMSI Freq (GHz)	: 2.1
DMSI (mV)	: 16.3780929451514 (42.6636011745818)
CM Freq (MHz)	: 120
CMSI (mV)	: 150 (168440.228264395)
SJ Tone Freq (MHz)	: 210
SJ Tone (ps)	: 12.5 (0.17229946287562)
Sj Specs	: 125 UI
Max Error Allowed	: 0
Last Passing Sj	: -90000000000000000000000000000000.0000 GUI
Test completed time	: 20 February 2018 22:06:29 PM

FIGURE 46. MARGIN TEST RESULTS EXAMPLE

7 Saving and Loading Test Sessions

The GRL-PXE4-BASE-RXA software enables Calibration and Test Results to be created and maintained as a ‘Live Session’ in the application. This allows you to quit the application and return later to continue where you left off.

Save and Load Sessions are used to Save a Test Session that you may want to recall later. You can ‘switch’ between different sessions by Saving and Loading them when needed.

To save a session, with all of the parameter information, the test results, and any waveforms, use the “Options” command on the menu bar, then the “Save Session” command.

To load a session back into the software, including the saved parameter settings, use the “Options” command on the menu bar, then the “Load Session” command.

To create a New session and return the application back to a default configuration, use “Options” command on the menu bar, then the “New Session” command.




FIGURE 47. SAVING AND LOADING CALIBRATION AND TEST SESSIONS

The configuration and session results are saved in a file with the extension ‘.ses’, which is a compressed zip-style file, containing a variety of information.

8 Appendix A: Method of Implementation (MOI) Using Automation

This section provides sample methodology to automate PCIe Gen 4 Base Rx calibration using GRL-PXE4-BASE-RXA software at 16 GT/s. This procedure will ensure Receiver Impairment adjustments on the MP1800A/MP1900A BERT are accurate before running DUT compliance tests.

8.1 Perform Calibration at TP1

8.1.1 Pre-shoot Calibration

The **Caltable** method is used to calibrate pre-shoot:

1. Set 800mV (p-p) amplitude on BERT.
2. Set 0dB for De-emphasis on MP1825B/MP1900A.
3. Measure:
1dB at MP1825B/MP1900A, then measure Pre-shoot, record
2dB at MP1825B/MP1900A, measure again, record
3dB at MP1825B/MP1900A, measure again, record
.....
5dB at MP1825B/MP1900A, measure again, record.
4. Plot a Caltable graph.
5. Passing criteria is to obtain measured Pre-shoot at 1dB Min and Max 4dB.

8.1.2 De-emphasis Calibration

The Caltable method is used to calibrate De-emphasis:

1. Set 800mV (p-p) amplitude on BERT.
2. Set 0dB for Pre-shoot on MP1825B/MP1900A.
3. Measure:
-8dB at MP1825B/MP1900A, then measure De-emphasis, record
-7dB at MP1825B/MP1900A, measure again
-6dB at MP1825B/MP1900A, measure again
.....
0dB.
4. Plot a Caltable graph.
5. Passing criteria is to obtain measured De-emphasis at -1dB Min and Max -6dB.




FIGURE 48. DE-EMPHASIS CALIBRATION CALTABLE GRAPH

8.1.3 Launch Amplitude Calibration

The Caltable method is used to calibrate Launch Amplitude:

1. Initialize BERT.
2. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
3. Set 300mV Amplitude at BERT, then measure the amplitude in scope, record it.
4. Increase 100mV on each iteration, measure the amplitude in scope, until measured amplitude meets or exceeds 1200mV.
5. Plot a Caltable graph.
6. Passing criteria is to obtain MEAN value of Launch Amplitude measurement at 720-800mV.

8.1.4 RJ Calibration

The Caltable method is used to calibrate RJ:

1. Initialize BERT.
2. Set 800mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set 1100 Pattern on BERT.
6. Set Initial RJ value to 0.04UI(p-p) on BERT.
7. Measure RJ (in ps (RMS)) from scope using EZJIT, record the measured value.
8. Increase 0.1UI (p-p) on each iteration, measure RJ from scope, until measured RJ meets or exceeds 1.0ps (RMS).
9. Plot a Caltable graph.
10. Passing criteria is to obtain measured RJ at 1.0 ps (RMS).

8.1.5 SJ Calibration

The Caltable method is used to calibrate SJ:

1. Initialize BERT.
2. Set 800mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set 1100 Pattern on BERT.
6. Set the SJ Frequency of the first Permutation (30KHz, 1MHz, 10MHz, 100MHz).
7. Set 0 (%UI (p-p)) as base value in SJ, measure SJ (in ps (p-p)) from scope using EJZIT, record.
8. Increase 0.1UI (p-p) on each iteration for SJ Frequency 1MHz, 10MHz, 100MHz; Increase 0.2UI (p-p) on each iteration for SJ Frequency 30KHz.
9. Measure SJ from scope until measured SJ meets or exceeds 62.5ps for 30KHz SJ Frequency or 20.0ps for SJ Frequency 1MHz, 10MHz, 100MHz.
10. Plot a Caltable graph.
11. Passing criteria is to obtain measured SJ at Min 6ps (p-p) and Max 62.5ps (p-p) for 30KHz, 20.0ps (p-p) for 1MHz, 10MHz, 100MHz.
12. Proceed to next permutation.

8.1.6 SJ Tone (33KHz SSC) Calibration

The Caltable method is used to calibrate SJ Tone:

1. Initialize BERT.
2. Set 800mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set 1100 Pattern on BERT.
6. Set SJ2 Frequency (210MHz).
7. Set 0 (%UI (p-p)) as base value in SJ2, measure SJ (in ps (p-p)) from scope using EJZIT, record.
8. Increase 0.1UI (p-p) on each iteration.
9. Measure SJ from scope until measured SJ meets or exceeds 10ps (p-p).
10. Plot a Caltable graph.
11. Passing criteria is to obtain measured SJ at Min 5ps (p-p) and Max 10ps (p-p).

8.2 Perform Calibration at TP2

Calibration at TP2 can be performed for Downstream (for Host) or Upstream (for Device).

8.2.1 Insertion Loss Calibration (*Applicable only if CTS version '0.7' is being used as the measurement reference method*)

1. Initialize BERT.
2. Set 800mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set Clk/256 Pattern on BERT.
6. Set Artek to base % of ISI (if long, set 15%).
7. Trigger waveform on scope to display waveform.
8. Save waveform as .dat file (Y only).
9. Convert saved waveform to Seasim-compatible waveform (step response) with X component (start from 0). Save to xxx_vict.rfstep1. The _vict.rfstep1 format consists of time[SPACE]Voltage_level[New Line].
10. Create Seasim config file with predefined values for IL calculation.
11. Run Seasim with config file and step response.
12. Obtain .log file and .csv file from Seasim.
13. Read insertion plot from .csv. Check against upper and lower limit of specifications.
14. Use GRL Platform Solutions script to plot output of insertion loss curve with specifications.
15. If failed, loop, increase 1% on Artek. Repeat insertion loss measurement.
16. Passing criteria is to ensure that 60% of the curve is within the upper and lower limits.

8.2.2 ISI Calibration (CEM Connector Channel + Replica Channel) *[Applicable only if CTS version '1.0' is being used as the measurement reference method AND supported ISI Generator of either PCIe ISI Board or Artek is used.]*

1. Initialize BERT.
2. Set 800mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set Clk/256 Pattern on BERT.
6. Start with PCIe CEM Variable ISI board Lane 3.
7. Trigger waveform on scope to display waveform.
8. Save waveform as .dat file (Y only).
9. Convert saved waveform to Seasim-compatible waveform (step response) with X component (start from 0). Save to xxx_vict.rfstep1. The _vict.rfstep1 format consists of time[SPACE]Voltage_level[New Line].
10. Create Seasim config file with predefined values for IL calculation.
11. Run Seasim with config file and step response.
12. Obtain .log file and .csv file from Seasim.
13. Record insertion loss at 8GHz in dB from .csv file. Check against upper and lower specification limits.
14. If insertion loss at 8GHz is above 27dB, decrease Lane number and repeat steps 7 to 13.
15. If insertion loss at 8GHz is below 30dB, increase Lane number and repeat steps 7 to 13.
16. Insertion loss (IL) profile curve will be generated to determine Lane number that corresponds to 27dB, 27.5dB, 28dB, 28.5dB, 29.5dB and 30dB losses for use in next step of calibration.

8.2.3 Common Mode (CM) Sinusoidal Interference Calibration

Note: For the MG3710A (used in this test with the MP1800A BERT), every time the equipment is powered off or turned on, phase calibration needs to be run again before running CM-SI noise calibration.

The Caltable method is used to calibrate CM-SI:

1. Insert ISI trace at 28dB loss from previous calibration step.
2. Initialize BERT.
3. Initialize MG3710A.
4. Set 0mV (p-p) amplitude.
5. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
6. Set All Stress to 0mV.
7. Set Frequency on MG3710A/MP1900A for Common Mode to 120MHz.
8. Set Output on MG3710A/MP1900A for Common Mode to 7dBm/20mV, turn On Output.
9. Turn Off Output on MG3710A/MP1900A for Differential Mode.
10. Initialize scope.
11. Set up Func1 on scope to (Chan1 + Chan2)/2.
12. Measure Vp-p on Func1.
13. If MP1800A/MG3710A combination is used, increase Phase on MG3710A for Common Mode by 10%, measure Vp-p on scope until Max value.

14. Record measured Phase.
15. Set 800mV (p-p) amplitude (based on calibrated value).
16. Set All Zero Pattern on BERT.
17. Set ISI % value based on above calibrated data.
18. Set MG3710A/MP1900A (Common Mode) to Sine Wave.
19. Set -5dBm as base value on MG3710A.
20. Measure Amplitude (in mV) from scope, record.
21. Increase 0.174dBm/20mV on each iteration, measure Amplitude from scope until measured value meets or exceeds 150mV.
22. Plot a Caltable graph.
23. Passing criteria is to obtain measured CM-SI at Min 100mV and Max 150mV.

8.2.4 Differential Mode (DM) Sinusoidal Interference Calibration

This calibration is to ensure that the waveform achieves the calibrated eye height.

The Caltable method is used to calibrate DM-SI:

1. Insert ISI trace at 28dB loss from calibration step of 8.2.2 ISI Calibration (CEM Connector Channel + Replica Channel).
2. Initialize BERT.
3. Initialize MG3710A.
4. Set 0mV (p-p) amplitude.
5. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
6. Set All Stress to 0mV.
7. Set Frequency on MG3710A/MP1900A for Differential Mode to 2.1GHz.
8. Set Output on MG3710A/MP1900A for Differential Mode to 7dBm/15mV, turn On Output.
9. Turn Off Output on MG3710A/MP1900A for Common Mode.
10. Initialize scope.
11. Set up Func1 on scope to (Chan1 – Chan3).
12. Measure Vp-p on Func1.
13. If MP1800A/MG3710A combination is used, increase Phase on MG3710A for Differential Mode by 10%, measure Vp-p on scope until Max value.
14. Record measured Phase.
15. Set 800mV (p-p) amplitude (based on calibrated value).
16. Set All Zero Pattern on BERT.
17. Set ISI % value based on above calibrated data.
18. Set 0.89dBm as base value on MG3710A (Differential Mode).
19. Measure Amplitude (in mV) from scope, record.
20. Increase 0.174dBm/10mV on each iteration, measure Amplitude from scope until measured value meets or exceeds 30mV.
21. Plot a Caltable graph.
22. Passing criteria is to obtain measured DM-SI at Min 15mV and Max 40mV.

8.2.5 Optimized Preset/Final ISI Calibration

This calibration is to determine the optimum Preset, Equalization (EQ) gain, and final ISI trace to be used for final eye calibration in the next step.

1. Initialize BERT.
2. Set 500mV (p-p) amplitude (based on calibrated value).

3. Set MP1825B/MP1900A to 0dB Pre-shoot and De-emphasis obtained from Caltable as measured above.
4. Set All Stress to 0mV.
5. Set Clk/256 Pattern on BERT.
6. Change to ISI trace at 27dB loss.
7. Set Preset to P5.
8. Trigger waveform on scope to display waveform.
9. Save waveform to .dat file (Y only).
10. Convert saved waveform to Seasim-compatible waveform (step response) with X component (starting from 0). Save to xxx_vict.rfstep1. The _vict.rfstep1 format consists of time[SPACE]Voltage_level[New Line].
11. Create Seasim config file with predefined values for Eye Opening calculation, starting with CTLE at 8.00dB gain.
12. Run Seasim with config file and step response.
13. Obtain .log file from Seasim.
14. Record eye height (EH) and eye width (EW) from .log file.
15. Calculate Area = EH x EW.
16. Repeat step 11 with CTLE DC gain of 0.25dB incremental up to 9.5dB. Record the DC gain for the maximum Area and EH and EW obtained.
17. Change Preset to P6. Repeat steps 8 to 16.
18. Determine optimized EH and EW with maximum Area from either P5 or P6 Preset.
19. If optimized EH is above 15mV and EW above 0.3UI, repeat step 6 by adding on 0.5dB ISI up to 30dB.
20. If optimized EH or EW falls below specification (15mV or 0.3UI), the last ISI trace and its associated optimized Preset and EQ shall be applied in the next step of calibration.
21. Once EH and EW at 0, 5, 10, 15mV are obtained, plot Caltable graph.

8.2.6 Stress Jitter Voltage Eye Calibration

This calibration is to ensure that the waveform achieves the calibrated eye width and eye height.

1. Initialize BERT.
2. Set 500mV (p-p) amplitude (based on calibrated value).
3. Set MP1825B/MP1900A to optimized Preset obtained from previous calibration step.
4. Set All Stress to 0mV.
5. Set Clk/256 Pattern on BERT.
6. Change to ISI trace obtained from previous calibration step.
7. Trigger waveform on scope to display waveform.
8. Save waveform to .dat file (Y only).
9. Convert saved waveform to Seasim-compatible waveform (step response) with X component (starting from 0). Save to xxx_vict.rfstep1. The _vict.rfstep1 format consists of time[SPACE]Voltage_level[New Line].
10. Create Seasim config file with predefined values for Eye Opening calculation, starting with 0mV DM-SI.
11. Run Seasim with config file and step response.
12. Obtain .log file from Seasim.
13. Read eye height (EH) and eye width (EW).
14. Record EH vs. DM, and EW vs. DM for 500mV.
15. Increase DM-SI (in Seasim config) to 5mV, run Seasim again, obtain EH and EW.
16. Once EH and EW at 0, 5, 10, 15mV are obtained, plot Caltable graph.

17. If EH and EW do not fall within 0.3UI and 15mV, increase SJ by 0.1UI. Repeat method to obtain EH and EW by adjusting DM.
18. If EH and EW do not fall within 0.3UI and 15mV after SJ variation, adjust Amplitude and repeat method to obtain EH and EW.
19. Repeat until EH and EW fall within specifications.
20. Record measured Amplitude, SJ, and DM.

8.2.7 DM Optimization and Final Eye Calibration Using SigTest

This calibration applies the SigTest post processing method to determine the final eye height and eye width. *(Note: SigTest Final Eye Calibration is applicable only if CTS version '1.0' is being used as the measurement reference method.)*

1. Initialize BERT.
2. Set to final amplitude obtained from previous calibration step.
3. Set MP1825B/MP1900A to optimized Preset obtained from calibration step of 8.2.5 Optimized Preset/Final ISI Calibration.
4. Set DM and SJ to calibrated values obtained from previous calibration step.
5. Set RJ to calibrated value from 8.1.4 RJ Calibration step.
6. Change Pattern on BERT to PCIe Compliance Pattern.
7. Change to ISI trace obtained from calibration step of 8.2.5 Optimized Preset/Final ISI Calibration.
8. Trigger waveform on scope and capture waveform.
9. Run Sigtest (current version 4.0.38) using 'PCIe_4_0_RX_CAL\PCIe_4_16G_Rx_CAL_CTLE_XdB' template, where XdB is the DC gain obtained from calibration step of 8.2.5 Optimized Preset/Final ISI Calibration.
10. Record eye height (EH) and eye width (EW).
11. If EH and EW are not within specifications, adjust amplitude and SJ until EH and EW achieve target specs.

9 Appendix B: Artek CLE Model Series Installation

9.1 ISI Generator Driver Installation

If using a Artek CLE Model unit for Variable ISI Calibration, follow these steps to install the ISI generator driver before selecting it as an ISI channel in the GRL Platform Solutions software.

1. Connect the Artek unit to the PC being used as the controller using a USB 2.0 cable.
2. Turn on the front panel power switch on the Artek unit.
3. Right-click on **My Computer > Manage > Device Manager**. If no software for Artek has been installed, you will see a 'bang' in the Device Manager.




FIGURE 49. DEVICE MANAGER WINDOW

4. To install the Artek driver, go to <http://www.aceunitech.com/support.html> and download the Control Software package for the Artek CLE Series.
5. Unpack the CLE Series Software .zip file.
6. Install the CLE Series Driver:
 - a) In Device Manager, right-click on **CLExxxx > Update Driver**.
 - b) Select **Browse My Computer for Driver** from Windows dialog. See Figure 50.
 - c) Browse to the root directory of the unzipped CLE Series Software folder.
 - d) Click **Next**. You will be asked to confirm your request to install a driver. See Figure 51.
 - e) Click **Install**. The driver software will complete the installation.
7. Once installation has completed, the Device Manager should look like Figure 52.



FIGURE 50. UPDATE DRIVER WINDOW




FIGURE 51. WINDOWS SECURITY WINDOW AND CONFIRMATION WINDOW




FIGURE 52. DEVICE MANAGER WINDOW AFTER INSTALLATION

The CLE Series software driver is now installed and the Artek unit can now be selected for use remotely using the GRL Platform Solutions software.

9.2 CLE Series GUI Installation

It may also be useful to install the CLE Series GUI, so that the ISI channel can also be controlled manually from the PC. To install the software, do the following:

1. In the CLE Series Software folder, click on the Setup.exe file. Once installed successfully, the following GUI will appear on the desktop.
2. You can now close the GUI if you do not want to have manual control.




FIGURE 53. CLE SERIES GUI

10 Appendix C: Receiver Return Loss

The PCIe 4.0 Base Specification requires return loss to be measured at the end of the respective breakout channels with de-embedding performed for the breakout channel's contribution to RL to associate it with the Tx or Rx pin.

To measure return loss, the receiver must be powered up with its termination circuits turned on. For accurate RL measurements, microprobing may be performed on the Rx behavioral package.

The pass/fail mask for differential mode return loss over a 50 MHz to 8.0 GHz frequency range is shown in Figure 54 below.




FIGURE 54. Differential Mode Return Loss Mask

Figure 55 shows the pass/fail mask for common mode return loss over the same frequency range as the differential mode.






FIGURE 55. Common Mode Return Loss Mask

In the PCIe 3.0 Base Specification, the return loss limit was -18dB but the value was decreased to -15dB in PCIe4.0. The following diagram defines the insertion loss and return loss measured at 25% setting using the Artek CLE Series ISI generator.

IL and RL at 25% Setting

CLE-1000 (25% Setting)

$$\text{Eqn SDD11} = 0.5 * (S(1,1) - S(1$$



11 Appendix D: Connecting Keysight Oscilloscope to PC

If using a Keysight oscilloscope, refer to the following procedure on how to connect the Scope to be used with a PC. The Keysight Scope can be connected to the PC through GPIB, USB, or LAN.

1. Download the latest version of the Keysight IO Libraries Suite software from the Keysight website and install on the PC.
2. When installed successfully, the IO icon () will appear in the taskbar notification area of the PC.
3. Select the IO icon to launch the **Keysight Connection Expert**.
4. Click Rescan.




FIGURE 56. KEYSIGHT CONNECTION EXPERT

5. Refresh the system. The Keysight Scope is shown on the left pane and the VISA address is shown on the right pane.




FIGURE 57. OSCILLOSCOPE'S VISA ADDRESS

6. When connecting the Keysight Scope to the PC through GPIB/USB, type in the VISA address into the 'Address' field on the Equipment Setup page of the GRL Platform Solutions PCIe 4.0 Base Rx Test Application. If connected via LAN, type in the Scope IP address, for example "TCPIP0::192.168.0.110::inst0::INSTR". Note to **omit** the Port number from the address.

If there is error in connection, type in the Scope IP address as "TCPIP0::192.168.0.4::5025::SOCKET".

12 Appendix E: Connecting Tektronix Oscilloscope to PC

If using a Tektronix DPOJET Series oscilloscope, refer to the following procedure on how to connect the Scope to be used with a PC. The Tektronix Scope can be connected to the PC through GPIB, USB, or LAN.

1. Download the latest version of the Tektronix TekVISA software from the Tektronix website and install on the PC.
2. When installed successfully, open the OpenChoice Instrument Manager application.




FIGURE 58. OPENCHOICE INSTRUMENT MANAGER IN START MENU

3. The left “Instruments” panel on the OpenChoice Instrument Manager will display all connected instruments. The functional buttons below the “Instruments” panel – “Instrument List Update”, “Search Criteria”, “Instrument Identify” and “Properties” can be used to detect the Scope in case it does not initially appear under “Instruments”.
 - a) “Instrument List Update”: Select to refresh the instrument list and locate new instruments connected to the PC.
 - b) “Search Criteria”: Select to configure the instrument search function.
 - c) “Instrument Identify”: Select to use a supported programming language to send a query to identify the selected instrument.
 - d) “Properties”: Select to display and view the selected instrument properties.




FIGURE 59. OPENCHOICE INSTRUMENT MANAGER MENU

4. If connecting the Tektronix Scope to the PC via USB, select the “Search Criteria” function to ensure that USB connection is enabled, and then select the “Instrument List Update” function. When the Scope appears on the “Instruments” panel, select it and then go to the “Instrument Identify” function. This will display the model and serial number of the Scope once detected. Select the “Properties” function to view the Scope address.
5. If connecting the Tektronix Scope to the PC via LAN, the Scope IP address must be pre-determined beforehand. Then select the “Search Criteria” function to ensure that LAN connection is enabled and type in the Scope IP address. When the Scope shows up in the list, select it followed by “Search”. The Scope should then appear on the “Instruments” panel. Select it and access the “Instrument Identify” function to view the Scope model and serial number as well as the “Properties” function to view the Scope address.
6. On the Equipment Setup page of the GRL Platform Solutions PCIe 4.0 Base Rx Test Application, type in the Scope address into the ‘Address’ field. If the GRL Platform Solutions PCIe 4.0 Base Rx Test Application is installed on the Tektronix Scope, ensure the Scope is connected via GPIB and type in the GPIB network address, for example “GPIB8::1::INSTR”. If the GRL Platform Solutions software is installed on the PC to control the Scope, type in the Scope IP address, for example “TCPIP0::192.168.0.110::inst0::INSTR”. Note to **omit** the Port number from the address.

13 Appendix F: Scope and Cable De-skew

Before beginning any test or data acquisition, the oscilloscope must be warmed, calibrated, and cables de-skewed. This section describes the procedure for calibrating the Oscilloscope, and de-skewing the cables.

The DSO/DSA and DSAX/DSOX series Oscilloscopes must be calibrated manually, and this is recommended after a 30- to 60-minute warm-up period.



FIGURE 60. SCOPE DESKEW SETUP

Perform the following steps, with reference to Figure 64.

1. Select the **File** → **Open** → **Setup...** menu to open the **Open Setup File** window.
2. Navigate to the directory location that contains the deskew setup file (.set).
3. Select the deskew setup file by clicking on it.
4. Click the **Open** button to configure the oscilloscope from this setup file.




FIGURE 61. OPEN SCOPE DE-SKEW SETUP FILE WINDOW




FIGURE 62. SCOPE DE-SKEW SETUP FILE EXAMPLE

An example of the oscilloscope display is shown in Figure 63. A rising edge of the square wave is shown in a 100ps/div horizontal scale. The upper portion of the screen shows channel 1 (yellow trace) and channel 3 (blue trace) superimposed on one another. The lower portion of the screen is the differential signal (white trace) of channel 1 minus channel 3. The top two traces provide for visual inspection of relative time skew between the two channels. The bottom trace provides for visual presentation of unwanted differential mode signal resulted from relative channel skew (and to a much lesser extent from other inevitable channel mismatch parameters like gain and non-linearity). Figure below is an example of exaggerated skew between channel 1 and channel 3.




FIGURE 63. SCOPE DE-SKEW OSCILLOSCOPE DISPLAY

Figure 64 shows the desired effect of no skew between the cables. Note that the channel 1 (yellow trace) and channel 3 (blue trace) traces overlap, and the differential signal (white trace) is flat. If this is not the case, then perform the following steps to reduce the skew between channels 1 and 3.




FIGURE 64. SCOPE DE-SKEW OSCILLOSCOPE DISPLAY DE-SKEWED

Referring to Figure 65 and Figure 66, perform the following steps to de-skew the channels:

1. Click on the **Setup → Channel 1...** menu to open the **Channel** window.
2. Move the **Channel** window to the left so you can see the traces.
3. Adjust the **Skew** by clicking on the **←** or **→** arrows, to achieve the flattest response on the differential signal (white trace).
4. Close the Channel window.
5. The de-skew operation is now complete.
6. Disconnect the cables from the Tee on the Aux Out BNC. Leave the cables connected to the Channel 1 and Channel 3 inputs.



FIGURE 65. SCOPE DE-SKEW PROCESS – OPEN CHANNEL WINDOW



FIGURE 66. SCOPE DE-SKEW PROCESS – ADJUST SKEW

END_OF_DOCUMENT